## (19) World Intellectual Property Organization

International Bureau



## ) – 1 DETO CHILDRA O DETED HATA GERA GERA GERA LERA LERA GERA GERA GERA GERA GERA DELLA GERA GERA GERA GERA GER

(43) International Publication Date 31 December 2003 (31.12.2003)

PCT

## (10) International Publication Number WO 2004/001974 A1

(51) International Patent Classification7: H03L 7/085

(21) International Application Number:

PCT/DK2003/000404

(22) International Filing Date: 18 June 2003 (18.06.2003)

(25) Filing Language:

English

(26) Publication Language:

English

(30) Priority Data: PA 2002 00933

19 June 2002 (19.06.2002) DK

(71) Applicant (for all designated States except US): SILI-CIDE A/S [DK/DK]; Fuglevangsvej 11, 1., DK-1962 Frederiksberg C (DK).

(72) Inventors; and

(75) Inventors/Applicants (for US only): CHRISTENSEN, Steen, Bach [DK/DK]; DK. RASMUSSEN, Carsten [DK/DK]; Godthåbsvej 62A, 3.tv., DK-2000 Frederiksberg (DK).

(74) Agent: HØIBERG A/S; St. Kongensgade 59 A, DK-1264 Copenhagen (DK).

(81) Designated States (national): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NI, NO, NZ, OM, PG, PH, PL, PT, RO, RU, SC, SD, SE, SG, SK, SL, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, YU, ZA, ZM, ZW.


(84) Designated States (regional): ARIPO patent (GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZM, ZW). Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU, IE, IT, LU, MC, NL, PT, RO, SE, SI, SK, TR), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

## Declarations under Rule 4.17:

as to applicant's entitlement to apply for and be granted a patent (Rule 4.17(ii)) for the following designations AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NI, NO, NZ, OM, PG, PH, PL, PT, RO, RU, SC, SD, SE, SG, SK, SL, TJ, TM, TN, TR, TT, TZ, UA, UG, UZ, VC, VN, YU, ZA, ZM, ZW, ARIPO

[Continued on next page]

(54) Title: PHASE-LOCKED LOOP-WITH INCREMENTAL PHASE DETECTORS AND A CONVERTER FOR COMBINING A LOGICAL OPERATION WITH A DIGITAL TO ANALOG CONVERSION



(57) Abstract: The invention relates to a phase-locked loop comprising a voltage controlled oscillator and having a frequency control input for controlling the frequency of the output signal. The phase-locked loop also has a phase comparator for deriving a control signal from a phase error detected in response to a received output signal and a reference signal. The control signal is coupled to the frequency control input of said voltage controlled oscillator. The phase comparator includes a first and a second predefined phase step value to a first accumulated phase value, and the phase comparator has means for determining the phase error. The phase comparator may further have circuit means for performing a first and a second AND operation on the outputs from the first and second accumulators and for obtaining analogue signals corresponding to the outputs of the AND operations. The invention also relates to a method for obtaining information on a phase error between two signals. The invention also relates to a phase comparator for use in a phase-locked loop. The invention further relates to a digital to analogue converter, which converter may combine a logic operation with a digital to analogue conversion.

2004/001974 A1